

Tesla Schematics

Skylake-U


BOM1

<div>緯創資通</div>		<div>Wistron Corporation</div>	
		<div>21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>	
<div>Title</div>			
<div>Cover Page</div>			
<div>Size</div>	<div>Document Number</div>		<div>Rev</div>
<div>A3</div>	<div>Tesla SKL-U</div>		<div>-1</div>
<div>Date:</div>	<div>Tuesday, July 21, 2015</div>		<div>Sheet 1 of 102</div>

Project code:
PCB P/N: 14292-1
Revision: -1

Tesla SKL-U Block Diagram

IO Board:



CHARGER BQ24780UYR		44
INPUTS	OUTPUTS	
AD+	DCBATOUT	
BT+		
SYSTEM DC/DC TPS51275CRUKR		45
INPUTS	OUTPUTS	
DCBATOUT	3D3V_AUX_S5 5V_PWR_2 5V_S5 3D3V_S5	
CPU Core Power NCP81208MNTXG		46-50
NCP81382MNTXG x 2		
NCP81382MNTXG (23e)		
NCP81253MNTBG		
INPUTS	OUTPUTS	
DCBATOUT	VCC_CORE	
DCBATOUT	+VCCGT	
DCBATOUT	+V_VCCGTUS_VR (23e only)	
DCBATOUT	+VCCSA_VR	
DDR3L SUS TPS51716RUKR		51
INPUTS	OUTPUTS	
DCBATOUT	1D35V_S3 0D65V_S0	
CPU VCCIO 0.975V RT8068AZQWID		52
INPUTS	OUTPUTS	
3D3V_S5	+VCCIO_VR	
CPU VCCPRIM_CORE 0.95V TPS22961DNYT		52
INPUTS	OUTPUTS	
3D3V_S5	VCCPRIM_CORE	
CPU DCDC-V1D00A AOZ1268QI		53
INPUTS	OUTPUTS	
DCBATOUT	1D0V_S5	
LDO-V1D5V TLV70215DBVR		54
INPUTS	OUTPUTS	
3D3V_S5	1D5V_S0	
LDO-V1D8V RT9025-25ZSP		54
INPUTS	OUTPUTS	
3D3V_S5	1D8V_S5	
5V/3V S0 G5016KD1U		40
INPUTS	OUTPUTS	
5V_S5	5V_S0	
3D3V_S5	3D3V_S0	
EOP10/EDRAM (23e) TPS22961DNYT		52
INPUTS	OUTPUTS	
1D0V_S5	+V_EDRAM_VR	
1D0V_S5	+V_EOP10_VR	
3D3V VGA G5016KD1U		86
INPUTS	OUTPUTS	
3D3V_S0	+V_EDRAM_VR	
3D3V_S0	+V_EOP10_VR	

Main Func = CPU

(Blanking)

BOM1

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
A3

Document Number


Date: Tuesday, July 21, 2015

Rev
-1

Tesla SKL-U


Sheet 3 of 102

Main Func = CPU




(#543016) PROCHOT# Routing Guidelines

Figure 10-1. Routing Illustration for PROCHOT# Topology



- M1,2,3,4,5: <3 inches
- M6: 1-11 inches
- MCPU: 0.3-1.5 inches
- Mt <0.3 mils
- Main route(M1+M2+M3+M4+M5+M6+MCPU): 1-12 inches



DQ Bit Swapping is allowed within the same byte, and Byte Swapping is allowed within the same channel. Clock (CLK and CLK#) and Strobe (DQS and DQS#) differential signal swapping within a pair is not allowed. Also differential clock pair to clock pair swapping within a channel is not allowed.

4.17 SKL U and SKL Y System Memory ODT Signal



Table 4-41. ODT Signals Connectivity table

Processor	Memory State	Side	Signal	Rule	Notes
SKL-V	LPDDR3 Memory Down	Processor	DDR0_ODT[0] DDR1_ODT[0]	Processor's ODT[0] connected to DRAM's ODT.	1,2
		DRAMs	One ODT per x32 DRAM Pkg Two ODT per x64 DRAM Pkg	Topology connection	
SKL-U	LPDDR3 Memory Down	Processor	DDR0_ODT[0] DDR1_ODT[0]	Processor's ODT[0] connected to DRAM's ODT.	1,2
		DRAMs	One ODT per x32 DRAM Pkg Two ODT per x64 DRAM Pkg	Topology connection, Processor's ODT[1] not connected.	
		Processor	DDR0_ODT[0] DDR1_ODT[0]	Processor's ODT[0] connected to DRAM's Rank0 ODT.	3,4
		DRAMs	ODT[1:0]	Processor's ODT[1] connected to DRAM's Rank0 ODT. If Rank1 not used, Processor ODT[1] not connected.	
DDR3L SO-DIMM	Processor	DDR0_ODT[1:0] DDR1_ODT[1:0]	Processor's ODT[1:0]	Processor's ODT[1:0]	1,3
		DIMMs	ODT[1:0]	ODT[1:0]	3,4
DDR3L SO-DIMM	Processor	DDR0_ODT[1:0] DDR1_ODT[1:0]	Processor's SDRAM Channel ODT[1:0] connected to DIMM Processor's Memory Down Channel - ODT[1:0]	Processor's ODT[1:0] connected to DRAM's ODT[1:0].	3,4
		DIMM	ODT[1:0]	Processor's ODT[1:0] connected to DRAM's Rank0 ODT. If Rank1 not used, Processor's ODT[1] not connected.	
		DRAMs	ODT[1:0]	Processor's ODT[1] not connected.	
DDR4 Memory Down	Processor	DDR0_ODT[1:0] DDR1_ODT[1:0]	Processor's ODT[0] connected to DRAM's Rank0 ODT. Processor's ODT[1] connected to DRAM's Rank1 ODT.	Processor's ODT[1] not connected.	
		DRAMs	ODT[1:0]		
DDR4 SO-DIMM	Processor	DDR0_ODT[1:0] DDR1_ODT[1:0]	Processor's ODT[1:0] balls connected to DIMM ODT[1:0] balls.		
		DIMMs	ODT[1:0]		


Notes:

1. For additional ODT signal connection details, reference the Customer Reference Board (CRB) schematics and board files (BVRP3 = SK9LV LPDDR3, BVRP5 = SK9LV LPDDR3).
2. LPDDR3 Rank0 ODT is always disabled by BIOS/MRRC. ODT signal is controlling only Rank0 ODT.
3. Rank0 ODT signal is always disabled by BIOS/MRRC. Rank1 ODT signal is Rank1 ODT signal. Rank1 receives write command it enables RTT WR (set by BIOS after power training). Otherwise ODT gets RTT NOM (High-Z).

These guidelines are related to DDR3L supported Memory down topologies only. 2R x16 DOP single side, 2R x16 DOP dual sided and 2Rx8 dual side.



Design Guideline: SM RCOMP keep routing length less than 500 mils.




[#543016 Rev0.9]

Skylake U Processor Corner NCTF Motherboard Test Point Example

Pin Number	Pin Name	Description	Corner
BB70	NCTFVSS	Test Point (TP)	Corner BB71
BB67	NCTFVSS	Test Point (TP)	
BA71	NCTFVSS	Test Point (TP)	
AV71	NCTFVSS	Test Point (TP)	Corner BB1
BA1	NCTFVSS	Test Point (TP)	
BA2	NCTFVSS	Test Point (TP)	
AV1	NCTFVSS	Test Point (TP)	Corner A1
C1	NCTFVSS	Test Point (TP)	
A5	NCTFVSS	Test Point (TP)	
A70	NCTFVSS	Test Point (TP)	Corner A71
A67	NCTFVSS	Test Point (TP)	
B71	NCTFVSS	Test Point (TP)	
E71	NCTFVSS	Test Point (TP)	

PCH strap pin:



[BDM Only]PHYSICAL_DEBUG_ENABLED (DPX PRIVACY)	
CFG[3]	0 : ENABLED SET DFX ENABLED BIT IN DEBUG INTERFACE MSR 1 : DISABLED


(#543016)

DISPLAY PORT PRESENCE STRAP	
CFG[4]	0 : ENABLED An external Display Port device is connected to the Embedded Display Port. 1 : DISABLED (Default) No Physical Display Port attached to Embedded DisplayPort*. No connect for disable.

SKL(#543016):

Processor strap CFG[4] should be pulled low to enable embedded DisplayPort*

BOM1






SVID DATA

Layout Note:
The total Length of Data and Clock (from CPU to each VR) must be equal (± 0.1 inch).
Route the Alert signal between the Clock and the Data signals.



SVID CLOCK





(#543016 SKL U/Y PDG rev1.0)

Table 55-4. Decoupling Requirements for SKL U Processor (Sheet 2 of 2)

Domain	Backside cap	Primary side cap	Placement guideline
VCP0	2x 10uF 0402 (Placeholder)		Place on secondary side, underneath the package
	4x 1uF 0201 (Placeholder)		
		4x 10uF 0402	Place as close to the package as possible
V00Q	2x 10uF 0402 (Placeholder)		Place on secondary side, underneath the package
	4x 1uF 0201 (Placeholder)		
		4x 10uF 0402	Place as close to the package as possible
		3 x 22uF 0603	Place as close to the package as possible
V00Qc	1x 1uF 0201 (Placeholder)		Place on secondary side, underneath the package
		1x 10uF 0402	Place as close to the package as possible
WCP0L		1x 10uF 0402	Place as close to the package as possible
WCP0L_OC		1x 1uF 0201	Place as close to the package as possible
VCPST		1x 1uF 0402	Place as close to the package as possible
VCPSTs	1x 1uF 0402 (Placeholder)		Place on secondary side, underneath the package
VCPSTs	2x 10uF 0402		Place on secondary side, underneath the package
VCP0c	1x 10uF 0402		Place on secondary side, underneath the package
	6x 1uF 0201		


- **Layout Note:**
 1. Place close to CPU
 2. VCC_SENSE/ VSS_SENSE impedance=50 ohm
 3. Length match<25mil



SVID_543016:
Table 10-10.SVID Bus Routing Guidelines

Signal	W1 [inches]	W2 [inches]	W3/4/5 [inches]	W2+W3+W4+W5 [inches]	W51 [inches]	W52 [inches]	R ₅₀₃ [Ω]	R ₅₀₂ [Ω]	R ₅₁ [Ω]	R ₅₂ [Ω]	VCC [V]
VIDSOUT	0.5-3	1-15	0.5-4	3-17	<0.1	<0.1	100	100	0	10	1.0
VIDSKC							Empty	45	0	50	
VIDALERT #							56	Empty	220	0	

Figure 10-7. Routing Illustration for SVID Topology



Main Func = CPU

(Blanking)

BOM1

緯創資通

Wistron Corporation

21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

(Reserved)CPU

Size
A3

Document Number

Date: Tuesday, July 21, 2015



Rev
-1

Tesla SKL-U




Sheet 9 of 102

CORE

U-line 23e 28W
IccMax current-10ms max = 34 A



VCCSA



SLICED GT

```
U-line 23e 28W
IccMax current-10ms max[A] = 67 A
```




Table 53-3. SKL U Bulk Decoupling Requirements

Bulk Decoupling Locations	Requirements	Notes
VCC Power Plane at VR output	1x 220uF (Ø4.5mm ESR) 1x 220uF (Ø4.5mm ESR)	Placed at primary side near to VR output Placed at backside side near to VR output
VCCGT Power Plane at VR output	2x 220uF (Ø4.5mm ESR) 1x 220uF (Ø4.5mm ESR)	Placed at primary side near to VR output Placed at primary side near to VR output Additional components needed when supporting 23e
VCCGTx Power Plane at VR output	1x 220uF (Ø4.5mm ESR)	Placed at primary side near to VR output Only needed when supporting 23e
VCCIO Power Plane at VR output	2x 47uF 0805	Placed at primary side near to VR output
VCCSA Power Plane at VR output	2x 47uF 0805	Placed at primary side near to VR output

Note: These requirements are based on 1MHz switching frequency VR with bandwidth of up to 250kHz.






Table 53-4. Decoupling Requirements for SKL U Processor (Sheet 1 of 2)

Domain	Backside cap	Primary side cap	Placement guideline
VCC	9x 22uF 0603		Place on secondary side, underneath the package
	7x 10uF 0402		
	15x 1uF 0201		
		8x 47uF 0805 (6.3V)	
VCCGT	10x 10uF 0402		Place on secondary side, underneath the package
	12x 1uF 0201		
		3x 47uF 0805 (6.3V) ¹	Place as close to the package as possible
		7x 22uF 0603	
		3x 47uF 0805	Place as close to the package as possible
		5x 22uF 0603	
VCCGTx	8x 10uF 0402		Place on secondary side, underneath the package
		8x 22uF 0603	Only needed when supporting 23e
VCCSA	7x 10uF 0402		Place on secondary side, underneath the package
	7x 1uF 0201		
		6x 10uF 0402	
VCCIO	2x 10uF 0402		Place on secondary side, underneath the package
	4x 1uF 0201		
		4x 1uF 0402	Place as close to the package as possible
VDDQ	2x 10uF 0402		Place on secondary side, underneath the package
	4x 1uF 0201		
		4x 10uF 0402	Place as close to the package as possible
VDDQC	1x 1uF 0201		Place on secondary side, underneath the package
VCCPLL		1x 1uF 0402	Place as close to the package as possible
VCCST		1x 1uF 0402	Place as close to the package as possible

Table 53-4. Decoupling Requirements for SKL U Processor (Sheet 2 of 2)

Domain	Backside cap	Primary side cap	Placement guideline
VCCSTG	1x 1uF 0402		Place on secondary side, underneath the package Placeholder only
VCCEOPIO	2x 10uF 0402		Place on secondary side, underneath the package
VCCOPC	1x 10uF 0402 6x 1uF 0201		Place on secondary side, underneath the package

(Blanking)




(Blanking)

BOM1

<div><div>緯創資通</div><div>Wistron Corporation</div><div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div></div>		
Title <div>(Reserved)SODIMM3_SODIMM4</div>		
Size A4	Document Number <div>Tesla SKL-U</div>	Rev -1
Date: Tuesday, July 21, 2015		Sheet 14 of 102

Main Func = PCH



071.SKYLA.000U

Table 8-1. Switchable Graphics GPIO Requirements


GPIO	Usage
DGPU_PWR_EN#	BIOS drives to turn on/off the discrete graphics power.
DGPU_PWROK	dGPU voltage regulator drives to indicate power status to the PCH. It enables clocks to dGPU.
DGPU_HOLD_RST#	Discrete Graphics Enable signal. BIOS controls and a PCH GPIO drives. It gates Platform Reset to enable Reset for the dGPU.
DGPU_PRSENT#	Used only by the CRB or if Graphic Cards requiring AC caps on the motherboard or add-in card is supported on the platform to indicate that a card is present.

[#545659 Rev0.7]

GPIO Group Summary

GPIO Group	Power Pins	Voltage
Primary Well Group A (GPP_A)	VCCPGPPA	1.8V or 3.3V
Primary Well Group B (GPP_B)	VCCPGPPB	1.8V or 3.3V
Primary Well Group C (GPP_C)	VCCPGPPC	1.8V or 3.3V
Primary Well Group D (GPP_D)	VCCPGPPD	1.8V or 3.3V
Primary Well Group E (GPP_E)	VCCPGPPE	1.8V or 3.3V
Primary Well Group F (GPP_F)	VCCPGPPF	1.8V
Primary Well Group G (GPP_G)	VCCPGPPG	1.8V or 3.3V
Deep Sleep Well Group (GPD)	VCCPDSW_3p3	3.3V

BOM1



Platform		Project	
	SEC-U		Tulip
LANe0	USB3 Port0		USB2 (V) Port0
LANe1	USB3 Port1	SSD1	NC
LANe2	USB3 Port2	SSD2	NC
LANe3	USB3 Port3		NC
LANe4	USB3 Port4	Pcie Port1	
LANe5	USB3 Port5	Pcie Port2	gGPU
LANe6	Pcie Port0	GdE	
LANe7	Pcie Port1	GdE	
LANe8	Pcie Port2	GdE	WiLAN
LANe9	Pcie Port3	GdE	
LANe10	Pcie Port4	SATA0	GDN
LANe11	Pcie Port5	SATA1	GDN
LANe12	Pcie Port6	SATA1	
LANe13	Pcie Port7	GdE	NC
LANe14	Pcie Port8	GdE	NC
LANe15	Pcie Port9	SATA1	NC
LANe16	Pcie Port10	SATA1	NC
LANe17	Pcie Port11	SATA2	NC
LANe18			
USB3 Port0			USB2 (V) Port0
USB3 Port1			USB2 (V) Port2
USB3 Port2			USB2 (V) Port3
USB3 Port3			NC
USB3 Port4			Camera
USB3 Port5			WiLAN
USB3 Port6			Touch Panel
USB3 Port7			Card Reader
USB3 Port8			NC
USB3 Port9			NC
USB3 Port10			NC



#543016) Unused SATA[2:0]/GFP E[2:0] pins must be terminated to either 3.3 V rail or GND using 8.2 K Ω to 10 K Ω on the motherboard.
Do not use both pull-up and pull-down. Either pull-up or pull-down is acceptable.

SKL	Max Device (Ports)	Max Lanes	PCIe* Gen Type	Encoding	Transfer Rate (MT/s)	Theoretical Max Bandwidth (GB/s)		
						x1	x2	x4
U	6	12	1	8b/10b	2500	0.25	0.50	1.00
			2	8b/10b	5000	0.50	1.00	2.00
			3	128b/130b	8000	1.00	2.00	3.94
Y	5	10	1	8b/10b	2500	0.25	0.50	1.00
			2	8b/10b	5000	0.50	1.00	2.00



SKL	PCIe Link Config	PCI Express® Lanes											
		1	2	3	4	5	6	7	8	9	10	11	12
U	1x4	Port1				Port5				Port9			
	2x2	Port1		Port3		Port5		Port7		Port9		Port11	
	1x2 + 2x1	Port1		Port3		Port5		Port7		Port9		Port11	
	4x1	Port1	Port2	Port3	Port4	Port5	Port6	Port7	Port8	Port9	Port10	Port11	Port12
Y	1x4	Port1				Port5							
	2x2	Port1		Port3		Port5		Port7					
	1x2 + 2x1	Port1		Port3		Port5		Port7					
	4x1	Port1	Port2	Port3	Port4	Port5	Port6	Port7	Port8				
	1x2									Port9			
	2x1									Port9		Port10	

[illegible]

Main Func = PCH




#544669 Rev0.52 CRB:
No PL resistor on THERMTRIP#.




[P543016 Rev0.7]
EXT_PWR_GATE#: Due to a bug on A0, a temporary pull-up resistor will be required to overcome the internal 20k pull-down that is active during the early portion of the power up sequence

BATLOW#:
Pull-up required even if not implemented.



VCCST_PWRGD / HWM201:



VCCST_PWRGOOD



VCCST_PWRGOOD is a signal on the processor that indicates both the VCCST power supply and VDDQ power supply are within voltage tolerance specification

- #543016 Rev0.7
- 1. VCCST_PWRGD is only 1.0 V tolerant.
- 2. VCCST_PWRGD must go low during Sx pwr states, regardless of the voltage level of VCCST

DS3 BOM Option




Main Func = PCH

Strap pin:

Port B / Port C Detected	Sampled at rising edge of PCH_PWROK
DDPB_CTRLDATA	0 = Port B is not detected. * 1 = Port B is detected.
DDPC_CTRLDATA	*

These two signals have weak internal pull-down.
0 = Port C is not detected.
1 = Port C is detected.



PCH strap pin:



Flash Descriptor Security Override/ Intel ME Debug Mode	
HDA_SDO	Low = Default * High = Enable

The internal pull-down is disabled after PLTRST# deasserts


PCH strap pin:



NO REBOOT	
HDA_SPKR	* Low = Enable (Default) High = Disable

The internal pull-down is disabled after PLTRST# deasserts




Main Func = PCH








Main Func = PCH















BOM1

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title		
CPU (RSVD)		
Size	Document Number	Rev
A4	Tesla SKL-U	-1
Date: Tuesday, July 21, 2015		Sheet 22 of 102

Main Func = PCH



SSID = KBC







Nuvoton KBC PSL Logic

Inputs			Output
PSL_IN1_GPI70	PSL_IN2_GPI06	Bit 1 of P7DOUT Register	PSL_OUT_GPI07
Low	X	X	Low
High	High-to-Low	X	Low
High	X	0-to-1	High

SSID = Flash.ROM

SPI ROM Equal length need to less than 500mil

U2502			
Main	Winbond		72.25128.0E1
SC			
SD			


**SSID = RBATT****SSID = RBATT**

Test point



```
ALERT# /T CRIT#
Pull-up Resistor
```

Layout 15 mil



Thermal config

Function LOCATION	Thermal VD	NCT7718W
U2601	DY	ASM
Q2601	DY	ASM
Q2602	DY	ASM
RN2601	DY	ASM
R2601	DY	ASM
R2605	DY	ASM
C2601	DY	ASM
C2602	DY	ASM
C2603	DY	ASM
R2610	ASM	DY
R2619	ASM	DY
R2615	ASM	DY
R2616	ASM	DY
R2612	ASM	DY
R2620	ASM	DY
R2624	ASM	DY
R2625	ASM	DY
C2615	ASM	DY
C2617	ASM	DY
C2616	ASM	DY
C2618	ASM	DY
D2603	ASM	DY
R1717	ASM	DY

T8=85 degree




BOM1

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			
THERMAL NCT7718W/Fan			
Size A2	Document Number		Rev
	Tesla SKL-U		-1
Date:	Tuesday, July 21, 2015	Sheet 26 of	102





INTERNAL STEREO SPEAKERS



08/12 SPK1 20.F2348.007 Change to 20.F1621.004

06/12 SPK1 原本為4Pin, 換7 pin 接 Hall Sensor 訊號



BOM1

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			Audio IO	
Size A3	Document Number		Tesla SKL-U	
Date: Tuesday, July 21, 2015	Sheet 29	of 102	Rev	-1


Main Func = Audio

(Blanking)

BOM1

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title <div>Reserved</div>		
Size <div>A4</div>	Document Number <div>Tesla SKL-U</div>	Rev <div>-1</div>
Date: Tuesday, July 21, 2015		Sheet 30 of 102

10/100M/1000M Lan Transformer




1000M Lan Transformer pin define


Part Number	Insertion Loss (dB Max) 1-100MHz	Return Loss (dB MIN @ 1)
IH-106-A	-1.0	-18 -14.4 -13.1

SCHEMATICS :

Pin Define



LAN Connector



022.10001.00A1


2nd = 022.10001.0E71

08/13 RJ45 22.10019.141 Change to 022.10001.00A1

RJ45 Pin define

Pin	Description	10base-T	100Base-T	1000Base-T
1	Transmit Data+ or BiDirectional	TX+	TX+	BI_DA+
2	Transmit Data- or BiDirectional	TX-	TX-	BI_DA-
3	Receive Data+ or BiDirectional	RX+	RX+	BI_DB+
4	Not connected or BiDirectional	n/c	n/c	BI_DC+
5	Not connected or BiDirectional	n/c	n/c	BI_DC-
6	Receive Data- or BiDirectional	RX-	RX-	BI_DB-
7	Not connected or BiDirectional	n/c	n/c	BI_DD+
8	Not connected or BiDirectional	n/c	n/c	BI_DD-




The connector is 8 pin RJ45 (8P8C) male



The associated connector is 8 pin RJ45 (8P8C) female



10/100/1000 LAN surge circuit For test stuff



8/25 將ED3203,ED3204 屬性ESD STUFF OPTION 改成DY, 上件會無法Wake on Lan

10/13 ED3203,ED3204 改成跟ED3501一樣, 增加三個Source

10/23 將3rd Source拿掉 75.09904.07C, 因為已有案子50米網線測不過(Part number跟ED3501一樣,BOM別帶錯)

10/23 ED3203, ED3204 ESD STUFF OPTION改 DY,不上件

AZ&NON AZ

Function LOCATION	AZ	NON AZ
ED3102	DY	ASM
R3114	DY	ASM
ED3103	ASM	DY
ED3104	ASM	DY
ED3105	ASM	DY
ED3106	ASM	DY
ED3107	ASM	DY
ED3108	ASM	DY
R3112	ASM	DY
R3115	ASM	DY
R3116	ASM	DY
R3117	ASM	DY
R3118	ASM	DY
R3119	ASM	DY
R3120	ASM	DY

06/13 Delete LAN_AGND

BOM1

緯創資通 Wistron Corporation
21F, 8B, Sec.1, Hsin Tai Wu Rd., Hsichia, Taipei Hsien 221, Taiwan, R.O.C.

RJ45&Transformer		
File	Document Number	Rev
	Tesla SKL-U	-1
Date: Wednesday, August 19, 2015	Sheet 32	of 102

5	4	3	2	1
D				D
C				C
B				B
A				A

BOM1

緯創資通		Wistron Corporation	
21F, 8B, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title			
Reserved			
Size	Document Number	Rev	
A2			-1
Date: Tuesday, July 21, 2015		Sheet 33	of 102

UC, UC_ST, DY_UC_TI不上件

USB charger








Table 5. Truth table control pins CTLx

Host state	CTL1	CTL2	CTL3	Mode description
S0, S1	1	1	1	CDP BC1.2 with charging detection.
S3	0	1	1	CDP with remote wakeup for low-speed USB devices / DCP auto-mode for full-speed or high-speed USB devices or after a USB device detached
S4, S5	0	0	1	DCP auto-detect mode without remote wakeup, with charging detection

ATTACH_EN	EN	Attach detector
0	x	OFF
1	1	OFF
1	0	ON

Table 3. Control Pin Settings Matched to System Power States

SYSTEM GLOBAL POWER STATE	TPS2544 CHARGING MODE	CTL1	CTL2	CTL3	ILIM_SEL	CURRENT LIMIT SETTING
S0	SDP1	1	1	0	1 or 0	ILIM_H / ILIM_L
S0	SDP2, no discharge to / from CDP	1	1	1	0	ILIM_L
S0	CDP	1	1	1	1	ILIM_H
S3/S4/S5	Auto mode	0	0	1	0	ILIM_H
S3	Auto mode, keyboard/mouse wake-up	0	1	1	0	ILIM_H
S3	SDP1, keyboard/mouse wake-up	0	1	0	1 or 0	ILIM_H / ILIM_L

5	4	3	2	1
D				
C				
B				
A				

BOM1

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Reserved			
Size	Document Number		Rev
A3	Tesla SKL-U		-1
Date:	Tuesday, July 21, 2015		Sheet 35 of 102

	5	4	3	2	1
D					
C					
B					
A					

BOM1

<div>緯創資通</div>		<div>Wistron Corporation</div>	
		<div>21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>	
<div>Title</div>			
<div>Reserved</div>			
<div>Size</div>	<div>Document Number</div>		<div>Rev</div>
<div>A3</div>	<div>Tesla SKL-U</div>		<div>-1</div>
<div>Date:</div>	<div>Tuesday, July 21, 2015</div>	<div>Sheet</div>	<div>37 of 102</div>

Main Func = USB3.0 Port1

(Blanking)

BOM1

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title <div>Reserved</div>		
Size <div>A4</div>	Document Number <div>Tesla SKL-U</div>	Rev <div>-1</div>
Date: Tuesday, July 21, 2015		Sheet 38 of 102

Main Func = USB3.0 Port1

(Blanking)

BOM1

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title <div>Reserved</div>		
Size <div>A4</div>	Document Number <div>Tesla SKL-U</div>	Rev <div>-1</div>
Date: Tuesday, July 21, 2015		Sheet 39 of 102

5V_S0

3D3V S0

The schematic diagram illustrates the power management section of the 3DVS0 SoC. It features two main voltage regulators: the 5V_S0 regulator (U4001) and the 3D3V_S0 regulator (U4002). The 5V_S0 regulator is configured with a feedback network consisting of resistors R4010 and R4011, and a decoupling capacitor C4001. The 3D3V_S0 regulator is configured with a feedback network consisting of resistors R4001 and R4002, and a decoupling capacitor C4002. The thermal shutdown circuitry is implemented using two comparators (U4003 and U4004) and two NPN transistors (Q4001 and Q4002). The comparators monitor the temperature (THERMTRIP_EN) and the shutdown signal (PURE_HW_SHUTDOWN#) against a reference voltage (VREF). The transistors are used to drive the shutdown signal (PURE_HW_SHUTDOWN#) and the thermal shutdown signal (H_THERMTRIP_EN).

5V_S0
 5V_S0 Consumption
 Peak current 5A
3D3V_S0
 3D3V_S0 Consumption
 Peak current 2.5A

074.05016.0093
2ND = 074.22968.0093

17_H_THERMTRIP_EN >>> **H_THERMTRIP_EN**

17_3A_31.81.88.79 **PLT_RST#** <<<

45_3V_EN <<< **SS_ENABLE** 24

24_45_5V_EN <<<





24_36_79 **PURE_HW_SHUTDOWN#** <<<

U4001 **LM5011** **3DVS0**
OUT1 **1513** **3.3**
OUT1 **1514** **3.3**
EN1 **1**
EN2 **2**
OUT2 **255** **3.3**
CT1 **3**
CT2 **4**
GND **5**
GND **6**
GND **7**
GND **8**
GND **9**
GND **10**
GND **11**
GND **12**
GND **13**
GND **14**
GND **15**
GND **16**
GND **17**
GND **18**
GND **19**
GND **20**
GND **21**
GND **22**
GND **23**
GND **24**
GND **25**
GND **26**
GND **27**
GND **28**
GND **29**
GND **30**
GND **31**
GND **32**
GND **33**
GND **34**
GND **35**
GND **36**
GND **37**
GND **38**
GND **39**
GND **40**
GND **41**
GND **42**
GND **43**
GND **44**
GND **45**
GND **46**
GND **47**
GND **48**
GND **49**
GND **50**
GND **51**
GND **52**
GND **53**
GND **54**
GND **55**
GND **56**
GND **57**
GND **58**
GND **59**
GND **60**
GND **61**
GND **62**
GND **63**
GND **64**
GND **65**
GND **66**
GND **67**
GND **68**
GND **69**
GND **70**
GND **71**
GND **72**
GND **73**
GND **74**
GND **75**
GND **76**
GND **77**
GND **78**
GND **79**
GND **80**
GND **81**
GND **82**
GND **83**
GND **84**
GND **85**
GND **86**
GND **87**
GND **88**
GND **89**
GND **90**
GND **91**
GND **92**
GND **93**
GND **94**
GND **95**
GND **96**
GND **97**
GND **98**
GND **99**
GND **100**


U4002 **LM5011** **3DVS0**
OUT1 **1513** **3.3**
OUT1 **1514** **3.3**
EN1 **1**
EN2 **2**
OUT2 **255** **3.3**
CT1 **3**
CT2 **4**
GND **5**
GND **6**
GND **7**
GND **8**
GND **9**
GND **10**
GND **11**
GND **12**
GND **13**
GND **14**
GND **15**
GND **16**
GND **17**
GND **18**
GND **19**
GND **20**
GND **21**
GND **22**
GND **23**
GND **24**
GND **25**
GND **26**
GND **27**
GND **28**
GND **29**
GND **30**
GND **31**
GND **32**
GND **33**
GND **34**
GND **35**
GND **36**
GND **37**
GND **38**
GND **39**
GND **40**
GND **41**
GND **42**
GND **43**
GND **44**
GND **45**
GND **46**
GND **47**
GND **48**
GND **49**
GND **50**
GND **51**
GND **52**
GND **53**
GND **54**
GND **55**
GND **56**
GND **57**
GND **58**
GND **59**
GND **60**
GND **61**
GND **62**
GND **63**
GND **64**
GND **65**
GND **66**
GND **67**
GND **68**
GND **69**
GND **70**
GND **71**
GND **72**
GND **73**
GND **74**
GND **75**
GND **76**
GND **77**
GND **78**
GND **79**
GND **80**
GND **81**
GND **82**
GND **83**
GND **84**
GND **85**
GND **86**
GND **87**
GND **88**
GND **89**
GND **90**
GND **91**
GND <

[illegible]


VCCST



v1.8S



Main Func = Power Plane & Sequence




DS3

Main Func = DIMM1
Main Func = DIMM2

VREF CIRCUITRY


Layout Note:

Place Close DIMMs







Layout Note:

Place Close DIMM1




SA_DIMM_VREFDQ
DIMM1 M_VREF_CA_DIMMB

5 M_VREF_DQ_DIMM1>>>






印字面在下



Pin5
Pin4
Pin3
Pin2
Pin1

Pin#	Symbol	Comments
1	BATT+	Battery Positive Power
2	BATT+	Battery Positive Power
3	Clock	SMBus clock interface I/O pin
4	Data	SMBus data interface I/O pin
5	Detection	Connect to 10kohm resistor
6	RTC	Support RTC power or reserved
7	GND -	Common Ground Power
8	GND -	Common Ground Power






12/11 Change Part number ZZ.CLOSE.001 (上線漆)




Design Current=3.1A
OCP <6.2A



06/17 PU4501 Change Part Number from RT6575B to TPS51275 (074.51275.0073)


Main Func = CPU_CORE




BOM1

緯創資通 **Wistron Corporation**
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			
CPU_VCORE(2/3)			
Size A3	Document Number		Rev
	Tesla SKL-U		-1
Date:	Tuesday, July 21, 2015		Sheet 47 of 102



Confirm with EE:
22uF/0805 total 35pcs (DY 5 pcs)



BOM1

緯創資通		Wistron Corporation	
		21F, 8B, Sec.1, Hsin Tai Wu Rd., Hsichu, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
CPU VCCGT3(3)			
Size A2	Document Number		Rev
Tesla SKL-U			-1
Date:	Tuesday, July 21, 2015	Sheet 46 of	102

5	4	3	2	1
D				D
C				C
B				B
A				A

BOM1

<div>緯創資通</div>		<div>Wistron Corporation</div>	
<div>21F, 8B, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>			
Title			
CPU VCCGTUS			
Size	Document Number		Rev
A2	Tesla SKL-U		-1
Date	Tuesday, July 21, 2015		Sheet 49 of 102

BOM1

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title	Author	Date	Location	Notes
Title	Author	Date	Location	Notes

CPU_VCCSA

Size
A3

Document Number


Tesla SKL-U

Rev	-1
-----	----


Date: Tuesday, July 21, 2015

Sheet 50 of 102


VCCIO



EOPIO and EDRAM




AOZ1268 for 1D0V




BOM1			
緯創資通		Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
DCDC-V1D00A			
Size	Document Number	Rev	
Custum		-1	
Date:	Tuesday, July 21, 2015	Sheet 53	of 102





S-1339D18for 1D8V_S0




1D8V_S5



SSID = VIDEO



eDP connector







ESD Request


10/16 add ED5507

10/17 change ED5507 從6pin 改為10 pin(EMI要求)

10/20 change ED5507 從10pin 改為6 pin(EMI要求)



Test point





	5	4	3	2	1
D					
C					
B					
A					

BOM1		
<div><div>緯創資通</div><div>Wistron Corporation</div><div>21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div></div>		
Title		
Reserved		
Size	Document Number	Rev
A3	Tesla SKL-U	-1
Date:	Tuesday, July 21, 2015	Sheet 56 of 102


SSID = VIDEO

HDMI Passive Level Shifter


Close to HDMI Connector




HDMI DDC Passive Level Shifter



HDMI CONNECTOR




08/12 HDMI1 22.10296.B41 Change to 022.10025.0061



07/02 Change Part Number 84.07002.I31(禁用) to 84.2N702.J31

HDMI A type pin define
(Total: 19pin)

Pin	Pin定義
1	TMSD Data2+
2	TMSD Data2- Shield
3	TMSD Data2-
4	TMSD Data1+
5	TMSD Data1- Shield
6	TMSD Data1-
7	TMSD Data0+
8	TMSD Data0- Shield
9	TMSD Data0-
10	TMSD Clock+
11	TMSD Clock- Shield
12	TMSD Clock-
13	CEC
14	Reserved (N.C. on device)
15	SCL
16	SDA
17	DDC/CEC Ground
18	+5V Power
19	Hot Plug Detect



10/15 ED5701,ED5702,ED5706 Change Part number to 75.00524.073


08/19 HPD_HDMI_CON & DDC_CLK_HDMI SWAP

BOM1

5	4	3	2	1
D				
C				
B				
A				

(Blanking)


BOM1

		Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
RESERVED			
Size	Document Number		Rev
A3	Tesla SKL-U		-1
Date:	Tuesday, July 21, 2015		Sheet 58 of 102



5	4	3	2	1
D				
C				
B				
A				

(Blanking)

BOM1

		Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title RESERVED			
Size A3	Document Number Tesla SKL-U		Rev -1
Date: Tuesday, July 21, 2015	Sheet	59	of 102

SSID = SATA



BOM1

緯創資通 Wistron Corporation		
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title		
SATA IF HDD/ODD		
Size A3	Document Number	Rev
Tesla SKL-U		-1
Date: Wednesday, July 22, 2015	Sheet 60 of 102	

(Blanking)

BOM1

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title <div>RESERVED</div>		
Size <div>A4</div>	Document Number <div>Tesla SKL-U</div>	Rev <div>-1</div>
Date: Tuesday, July 21, 2015		Sheet 62 of 102

5	4	3	2	1
D				
C				
B				
A				

(Blanking)

BOM1

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
RESERVED			
Size A4	Document Number Tesla SKL-U		Rev -1
Date:	Tuesday, July 21, 2015	Sheet 63 of	102
2		1	

TESLA

WHITE

TESLA

84.2N702.J31

2N7002K-2-GP

PWRLED

PWRLED 24.66

5V_SS

R6413

PB_LED_PWR_1

910R2J-1-GP

LED+

K

PB_LED_PWR_2

D

LED-

U6402

G

S

1st = 84.2N702.J31

2nd = 84.2N702.W31

10/14 R6413 510R Change to 910R

Bin Range Of Luminous Intensity & Forward Voltage						
Symbol	Bin Code	Min.	Max.	Unit	Condition	
Iv	P1	4.5	.57	mcd	If=5mA	
	P2	.57	.72			
	Q1	72	90			
	Q2	90	112			
	Vf	2.8	2.70			V
29	2.70	2.80				
30	2.80	2.90				
	31	2.90	3.00			

Device Selection Guide

Part No.	Chip		Lens Color
	Material	Emitted Color	
48-213-T3D-APIQ2TY/3C	InGaN	Pure White	Yellow Diffused

[illegible]

08/14 PWRLED1 Change to LED2

84.2N702.J31

2N7002K-2-GP

5V_SS

R6416 1

FLEX 330R2J-3 GP

PWR_LED360_1

1A

LED2

083.00270.0870 FLEX

2K

PWR_LED360_2

FLEX 2N7002K-2-GP

U8404

FLEX

PWRLED 24.66

1st = 84.2N702.J31

2nd = 84.2N702.W31



[illegible]

Figure 1: Pin connections for the ATFE14-GP module. The diagram shows two modules, ATFE14-GP and AFTP6410, connected to a common bus. The ATFE14-GP module has pins for 15C PWRBTN#_R, 5V_AUX_SS, DC_BATT1, CHARGE_LED, 5V_SS, and PWRLED. The AFTP6410 module has pins for 15C PWRBTN#_R, 5V_AUX_SS, DC_BATT1, CHARGE_LED, 5V_SS, and PWRLED. The connections are shown as lines with arrows indicating the signal flow.


```



————— <<< KROW[0..7] 24
————— >>> KCOL[0..17] 24

```



20.K0722.004
2nd = 20.K0397.004
BK

6/18 KBL1 KB_BL_LED+ 與 KBL1 KB_BL_LED-
10/6 KBL1 add 2nd source




U6203 Keyboard Backlight U6203&BLKB1:

目前spec所看到
14和15的keyboard spec最大為300 mA


84.07002.131

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
V_{OS}	drain-source voltage	$T_{amb} = 25^{\circ}\text{C}$	-	-	60	V
V_{GS}	gate-source voltage	$T_{amb} = 25^{\circ}\text{C}$	-	-	≥ 20	V
I_{ON}	drain current	$T_{amb} = 25^{\circ}\text{C}$, $V_{GS} = 10\text{ V}$	0	-	360	mA
$R_{DS(on)}$	drain-source on-state resistance	$T_{amb} = 25^{\circ}\text{C}$, $V_{GS} = 10\text{ V}$, $I_D = 500\text{ mA}$	-	1	1.6	Ω


[1] Device mounted on an FR4 PCB, single-sided copper, tin-plated, mounting pad for drain 1 cm².



Item	Device
1	NOVO Button
2	Audio Jack
3	USB Card Reader
4	USB2.0 Port4




USB 2.0 Power SW




U6301 place near to IOCNI


Test point



10/13 VOL_UP_BTN# 跟 VOL_DOWN_BTN#, net name 互换




Flex360 SENSOR BD



Hall sensor

06/12 Delete Hall Sensor CONN, 換7 pin 與SPK 訊號接同一-CONN, SPK1

Novo Button




(Blanking)

BOM1

<div>緯創資通</div>		<div>Wistron Corporation</div>	
		<div>21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>	
<div>Title</div>			
<div>RESERVED</div>			
<div>Size</div>	<div>Document Number</div>		<div>Rev</div>
<div>A3</div>	<div>Tesla SKL-U</div>		<div>-1</div>
<div>Date:</div>	<div>Tuesday, July 21, 2015</div>	<div>Sheet</div>	<div>67 of 102</div>

Debug Connector



BOM1

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
<i>Debug connector</i>			
Size A4	Document Number Tesla SKL-U		Rev -1
Date:	Tuesday, July 21, 2015	Sheet 68 of	102

(Blanking)

BOM1

緯創資通

Wistron Corporation

21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size

A3

Document Number

Tesla SKL-U

Date

Tuesday, July 21, 2015

Rev

-1

Sheet


69

of

102

SC Digital_G-sensor

The Slave Address (SAD) associated to the LIS3DH is 001100xb. SDO/SA0 pad can be used to modify less significant bit of the device address. If SA0 pad is connected to voltage supply, LSB is '1' (address 0011001b) else if SA0 pad is connected to ground, LSB value is '0' (address 0011000b). This solution permits to connect and address two different accelerometers to the same I2C lines.



SC
U6702 change to LIS3DETR-GP

(Blanking)

BOM1

<div>緯創資通</div>		<div>Wistron Corporation</div>	
		<div>21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>	
<div>Title</div>			
<div>Reserved</div>			
<div>Size</div>	<div>Document Number</div>		<div>Rev</div>
<div>A3</div>	<div>Tesla SKL-U</div>		<div>-1</div>
<div>Date:</div>	<div>Tuesday, July 21, 2015</div>	<div>Sheet</div>	<div>71 of 102</div>

	5	4	3	2	1
D					
C					
B					
A					

BOM1

<div>緯創資通</div>		<div>Wistron Corporation</div>	
		<div>21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>	
Title			
Reserved			
Size	Document Number		Rev
A3	Tesla SKL-U		-1
Date:	Tuesday, July 21, 2015		Sheet 72 of 102

(Blanking)

BOM1

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size
A3

Document Number

Date: Tuesday, July 21, 2015

Rev
-1

Tesla SKL-U

Sheet 73 of 102

(Blanking)

BOM1

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Reserved			
Size	Document Number		Rev
A3	Tesla SKL-U		-1
Date:	Tuesday, July 21, 2015		Sheet 74 of 102

(Blanking)

BOM1

緯創資通

Wistron Corporation

21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title






Size
A3



Document Number
Tesla SKL-U

Date: Tuesday, July 21, 2015

Rev
-1

Sheet 75 of 102





N155-GT
Device ID: 0x1290 (TBC)

07/10 Before "N155-GT" with "N155-GT" support, left "N155-GT" and "N155-GT" (TBC).
All other N155-GT, correct "N155-GT" and "N155-GT" (TBC) per "N155-GT" (TBC).

N155-GT Device ID: 0x1290 (TBC)	N155-GT Hynix 256MB16 H5TC4G63AFR-11C Device ID: 0x1140 (TBC)		N155-GT Micron 256MB16 MT41J256M16HA-093G:E Device ID: 0x1140 (TBC)	
	VRAM	VRAM	VRAM	VRAM
VRAM_0	0x1290	0x1290	0x1290	0x1290
VRAM_1	0x1290	0x1290	0x1290	0x1290
VRAM_2	0x1290	0x1290	0x1290	0x1290
VRAM_3	0x1290	0x1290	0x1290	0x1290
VRAM_4	0x1290	0x1290	0x1290	0x1290
VRAM_5	0x1290	0x1290	0x1290	0x1290
VRAM_6	0x1290	0x1290	0x1290	0x1290
VRAM_7	0x1290	0x1290	0x1290	0x1290
VRAM_8	0x1290	0x1290	0x1290	0x1290
VRAM_9	0x1290	0x1290	0x1290	0x1290
VRAM_10	0x1290	0x1290	0x1290	0x1290
VRAM_11	0x1290	0x1290	0x1290	0x1290
VRAM_12	0x1290	0x1290	0x1290	0x1290
VRAM_13	0x1290	0x1290	0x1290	0x1290
VRAM_14	0x1290	0x1290	0x1290	0x1290
VRAM_15	0x1290	0x1290	0x1290	0x1290

1D35V Compatible VRAM P/N List				
Vendor	Vendor P/N	Lenovo P/N	1 chip VRAM Size	
Hynix	H5TC4G63AFR-11C	1100B97	512MB	
Micron	MT41J256M16HA-093G:E	1101018	512MB	

GPU Config:					
GPU	SKU1	SKU2	SKU3	SKU4	SKU5
N155-GT	NA	STUFF	STUFF	STUFF	STUFF
071-0M150-0C0U					

GPIO Description (DG-06803-001_v04_p_180_12-1)

Pin Name	Normal Function	I/O	Functional Description	Recommended Default Pull-up or Pull-down
GPIO0	FB_CLAMP_MON	O	FB Clamp monitor for GCE 1.0	10K pull-up to GCE
GPIO1	MEA_VDD_CTL	O	Memory VDD CTL	10K pull-up to 3V3_AOH
GPIO2	LCD_BL_PWM	O	Panel Backlight PWM Brightness Control	100K pull-down
GPIO3	LCD_VCC	O	Panel Power Enable	LCD_VCC- 100K pull-down
GPIO4	LCD_BLED	O	Panel Backlight Enable	100K pull-down
GPIO5	3V3_IAMH_EN	O	GPU power enabling	10K pull-up to 3V3_AOH
GPIO6	FB_CLAMP_TOL_REQ	O	Clamp toggle request for GCE 1.0	10K pull-up to system 3.3V
GPIO7	3V3_VDDEN	O	GPU VDDEN signal for GCE 2.0	10K pull-up to 3V3_AOH
GPIO8	3V3_VDDEN	O	3V3 VDDEN L/R signal	100K pull-down
GPIO9	ALERT	I/O	Active Low Thermal alert	10K pull-up to 3V3_AOH
GPIO10	MEA_VREF_CTL	O	Memory VREF Control	100K pull-down
GPIO11	PWR_VDD	O	GPU Core VDD PWM control signal	100K pull-up to 3V3_AOH
GPIO12	PWR_LEVEL	I	AC power detect or power supply over/under input	10K pull-up to 3V3_AOH
GPIO13	PSI	O	Phase Shedding	10K pull-up to 3V3_AOH to enable two phase

GPU (Dual Rank) VRAM Config:

Table 1. N155-GM DOR3L Recommended Memories 256Mx16 Configuration

Configuration	Vendor	Strap	FBVDD/FBVDQ	Manufacturer Part Number	Max Speed CLK (MHz)	Memory Data Code Minimum	Status
256Mx16 DOR3L	Hynix	0x4	1.35 V / 1.35 V	H5TC4G63AFR-11C	900	N/A	Production ready
	Micron	0x0	1.35 V / 1.35 V	MT41J256M16HA-107G:E	900	N/A	Production ready

N155-GT (0x2-64/0x840H) --> 0x0 0x2, 3, 4, 5

Table 20. N155-GT/GM DOR3L Dual-Rank Recommended Memories 256Mx16 Configuration

Configuration	Vendor	Strap	FBVDD/FBVDQ	Manufacturer Part Number	Max Speed CLK (MHz)	Memory Data Code Minimum	Status
256Mx16 DOR3L	Hynix	0x3	1.35 V / 1.35 V	H5TC4G63AFR-11C	900	N/A	Preliminary
	Micron	0x4	1.35 V / 1.35 V	MT41J256M16HA-093G:E	900	1322	Preliminary
	Samsung	0x5	1.35 V / 1.35 V	K4V4G164BD-HC1A	900	N/A	Preliminary

Note: For N155-GT-GM, the maximum allowable memory case temperature is 35°C.






Table 1. N155-GT-GT GCE pin assignment

GPIO	GCE 1.0 Control Signal	GCE 2.0 Control Signal
GPIO1	FB_CLAMP_MON	GCE_FB_EN
GPIO2	FB_CLAMP_TOL_REQ	GPU_EVENT
GPIO4	3V3_IAMH_EN	PWR_FB
GPIO13	PSI	GPU_PEX_RST_HOLD
CEC	NC	SYS_PEX_RST_MON


GCE 1.0/2.0 GPU Support List

GPU	GCE 1.0	GCE 2.0
N155-GT (0x2-64/0x840H)	Yes	Yes
N155-GM (0x2-64/0x840H)	Yes	Yes
N155-GT (0x2-64/0x840H)	Yes	Yes
N155-GM (0x2-64/0x840H)	Yes	Yes
N155-GT (0x2-64/0x840H)	Yes	Yes
N155-GM (0x2-64/0x840H)	Yes	Yes
N155-GT (0x2-64/0x840H)	Yes	Yes
N155-GM (0x2-64/0x840H)	Yes	Yes

10/16 GPU PN change to 071.GM108.000U




Data Bits 31:0 RANK 0



72.05463.D0U


VRAM BOM CTRL

10/23 VRAM1-VRAM8 ~~Part~~ Part Number 72.05463.D0U




72.05463.D0U

VRAM BOM CTRL



08/18 C7801, C7804, C7805, C7810, C7811 Change to DY

08/18 C7814 Change to VRAM_8PCS




BOM1


緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Neihu,
Taipei Hsien 221, Taiwan, R.O.C.

Title		
VRAM1.2 (1/4)		
Size	Document Number	Rev
A2	Tesla SKL-U	-1
Date: Tuesday, July 21, 2015 Sheet 81 of 102		

10/23 VRAM1-VRAM8 改 Part Number 72.05463.D0U



08/18 C7914, C7917, C7918, C7919 ,C7920, C7925 Change to VRAM_8PCS




Data Bits 63:32 RANK 0



BOM1

<div>緯創資通</div>		<div>Wistron Corporation</div>	
<div>21F, 8B, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>			
Title			
VRAM7.8 (4/4)			
Size	Document Number		Rev
A2	Tesia SKL-U		-1
Date	Sheet		of
Tuesday, July 21, 2015	84		102



	Main source	2nd source
PU8202	084.06970.0037	84.03660.037
PU8204		
PU8203	084.06970.0037	84.03660.037
PU8205		

06/30 Change PU8202-PU8205 Main Source & 2nd Source

12/17 Change back

SB

Design Current = 33.5 A

OCPC < 67A

Nvidia GPU Vreg Strap Table & P/N:

Nvidia GPU Vreg Strap Table & P/N			
GPU	N15V-GM	N15S-GT	
Vreg Mode	Config D	Config B	
R1 (PR8222)	64.27025.6DL	64.20025.L0L	
R2 (PR8206)	64.75015.6DL	64.20025.L0L	
R3 (PR8208)	63.R0034.1DL	64.20015.6DL	
R4 (PR8209)	64.62015.6DL	64.18025.6DL	
R5 (PR8204)	64.17415.6DL	63.R0034.1DL	
C (PC8223)	78.56222.2FL	78.27224.2FL	

GM108 SKU	
Item	
Device ID	0x1347
Package	Q184B-128GB2B-64
Internal P/N	GM108-755/655.28nm
ROM_SI	Refer to GM108 RAM Straps
ROM_SO	0x0000, 4.99Kohm pull down
ROM_SCLK	0x0 for Optimus, 4.99Kohm pull down
Strap0	Reserved (Keep pull-up 3V3_AON and pull-down footprints and null 49.9K pull-up)
Strap1	Reserved (Keep pull-up and pull-down footprints and leave them not stuffed by default)
Strap2	
Strap3	
Open_VRG SKU	B
NVDD Boot Voltage	0.9V

GK208 SKU	
Item	
Device ID	0X1299
Package	Q182-64
Internal P/N	GK208-620.28nm
ROM_SI	Refer to GK208s RAM Straps
ROM_SO	0x8, 5K pull up for Optimus/0x9, 10K Pull Up for Discrete SKU
ROM_SCLK	0x1000/0x8, 4.99Kohm pull up
Strap0	User Strap, 0x0F, 45Kohm pull up
Strap1	45Kohm pull down
Strap2	Device_ID, 0x1001, 10Kohm pull UP
Strap3	0x0 for Optimus, 5Kohm pull low
Strap4	0x0 for Optimus, 5Kohm pull down
Open_VRG SKU	Config B (PSI not supported)
NVDD Boot Voltage	0.9V

08/07 N16S-GT & N16V-GM 都为Config B 0.9V

07/09 3V3_AON Change to 3V3_MAIN

緯創資通

Wistron Corporation

21F, 88, Sec 1, Hsin Tai Wu Rd., Hsinchu, Taipei Hsein 301, Taiwan, R.O.C.

GPU CORE

Tesla SKL-U

Rev -1

102

Size Custom


Document Number

Date: Tuesday, July 21, 2015




Sheet 85

of 102



Discharge 3V3 MAIN






Discharge VGA_CORE



7/31 C8317 Change part number to 78.47422.5BL(0402 to 0603



```
3D3V_S0 to 3V3_AON
1D05V_VTT to 1D05V_VGA_S0
```



10/14 多一組線路用1D05V_VGA_50來控制1D35V_EN
(如果要上GC6的元件,上件部分要重新做,多一組線路是FOR Non GC6的)
10/21 R8350, C8319, Q8320, Q8318, R8353, R8352 Change to
(原本為Non GC6)

(Blanking)

BOM1

緯創資通

Wistron Corporation

21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size

A3

Document Number

Tesla SKL-U

Date

Tuesday, July 21, 2015

Rev

-1

Sheet

87

of


102

(Blanking)



BOM1

<div>緯創資通</div>		<div>Wistron Corporation</div>	
		<div>21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>	
<div>Title</div>			
<div>Reserved</div>			
<div>Size</div>	<div>Document Number</div>		<div>Rev</div>
<div>A3</div>	<div>Tesla SKL-U</div>		<div>-1</div>
<div>Date:</div>	<div>Tuesday, July 21, 2015</div>	<div>Sheet</div>	<div>88 of 102</div>



Structure boss




Stand off



Clip change to 434.03N0G.0001





Sheet 90 of 102

SSID = Finger Print

Reserved

BOM1

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title <div>Reserved</div>		
Size <div>A4</div>	Document Number <div>Tesla SKL-U</div>	Rev <div>-1</div>
Date: Tuesday, July 21, 2015		Sheet 92 of 102

(Blanking)

BOM1

緯創資通

Wistron Corporation

21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size

A3

Document Number

Tesla SKL-U

Date

Tuesday, July 21, 2015

Rev

-1

Sheet

93

of

102

(Blanking)

BOM1

緯創資通

Wistron Corporation

21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size

A3

Document Number

Tesla SKL-U

Date

Tuesday, July 21, 2015

Rev

-1

Sheet

94

of

102

(Blanking)

BOM1

<div>緯創資通</div>		<div>Wistron Corporation</div>	
		<div>21F, 88, Sec. 1, Hsin Tai Wu Rd., Hschih, Taipei Hsien 221, Taiwan, R.O.C.</div>	
<div>Title</div>			
<div>Reserved</div>			
<div>Size</div>	<div>Document Number</div>		<div>Rev</div>
<div>A3</div>	<div>Tesla SKL-U</div>		<div>-1</div>
<div>Date:</div>	<div>Tuesday, July 21, 2015</div>	<div>Sheet</div>	<div>95 of 102</div>

(Blanking)

BOM1

緯創資通

Wistron Corporation

21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Reserved

Size

A3

Document Number

Tesla SKL-U

Date

Tuesday, July 21, 2015

Rev

-1

Sheet

96

of

102

(Blanking)

BOM1

<div>緯創資通</div>		<div>Wistron Corporation</div>	
		<div>21F, 88, Sec. 1, Hsin Tai Wu Rd., Hschih, Taipei Hsien 221, Taiwan, R.O.C.</div>	
<div>Title</div>			
<div>Reserved</div>			
<div>Size</div>	<div>Document Number</div>		<div>Rev</div>
<div>A3</div>	<div>Tesla SKL-U</div>		<div>-1</div>
<div>Date:</div>	<div>Tuesday, July 21, 2015</div>	<div>Sheet</div>	<div>97 of 102</div>

(Blanking)

BOM1

緯創資通

Wistron Corporation

21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title


Size
A3

Document Number

Rev
-1

Date: Tuesday, July 21, 2015

Sheet 98 of 102



BOM1

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

	Title
--	-------

Reserved		
Size	Document Number	Rev


A2	Tesla SKL-U	-1
Date:	Tuesday, July 21, 2015	Sheet 100 of 102

	5	4	3	2	1
D					
C					
B					
A					


BOM1

<div>緯創資通</div>		<div>Wistron Corporation</div>	
		<div>21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>	
Title			
Reserved			
Size	Document Number		Rev
A3	Tesla SKL-U		-1
Date:	Tuesday, July 21, 2015	Sheet	101 of 102


SKL-UY Timing Diagram for G3 to S0/M0 [Non Deep Sx Platform]



(DC mode)



[dGPU] N16x Power-Up/Down Sequence




Notes:- All 3.3V includes all rails powered at 3.3V
- PEX_VDD 1.05V includes all rails that are shared

- Note:
- The ramp time for any rail must be more than 40 μ s and is recommended to be less than 2ms.
 - The ramp up overshoot should not exceed the silicon reliability limit voltage.
 - The previous power rail must ramp up to 90% before the next power rail can start ramping up.
 - No signal should be applied to the GPU before the power rails are fully ramped.
 - Refer to the JEDEC Memory Specification for memory related power sequencing.
 - The order of NV_VDD and PEX_VDD ramp-up can be reversed during GC's exit when there is a back-to-back GC's entry/exit and/or when PEX_VDD takes longer to ramp down during GC's entry.

3.10.2.2 Power-Down Sequence

There is no specific power down sequence. However, residual voltage from power down must not violate the power-up sequence when back to GPU power-down and power-up events take place.

SkyLake POWER UP SEQUENCE DIAGRAM







BOM1

緯創資通		Wistron Corporation	
21F, 8B, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		21F, 8B, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Power Block Diagram			
Size	Document Number	Rev	
A2	Tesla SKL-U	-1	
Date	Sheet		of
Tuesday, July 21, 2015	103		102


PCH SMBus Block Diagram



KBC SMBus Block Diagram



Thermal Block Diagram



Audio Block Diagram

